EP0013301A1
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Multiprocessor system with enqueue facility for access to sharable data facilities
Assignee: International Business Machines Corp
•
Filing: 1979-10-29
•
Granted: —
•
Expires: 1999-10-29
Abstract
Abstract The invention relates to data processing apparatus including multiple peer processors (1, 2, 3, 4) competing for ownership of system resources. As described in order to provide for flexible resolution with low system interference, the processors are coupled to a mapping and communicating unit 5 via respective private resolution mechanisms (IEF) which resolve internal conflicts for currently owned resources and pass requests for ownership for other resources. Unit 5 maintains a resource by class owner map which is interrogated and the request is passed only to those processors indicated as owners of resources within the class. Each receiving processor performs a private resource resolution according to protocol common to all the processors and transmits an appropriate message, response being according to a composite message assemble from the messages from all interested parties, the map being updated by class.
Inventors
- 👤 Stephen Barry Behman
- 👤 Ronald Lester Obermarck
- 👤 Gene Edward Trivett
- 👤 Vern Lee Watts
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-05 20:27
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/52; G06F15/00; G06F15/16; G06F15/161
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
222 words
Data processing apparatus including a plurality of peer processors (1, 2, 3, 4) coupled into a common data processing system and in competition, from time to time in operation, for ownership of system resources, the apparatus being characterized in that: (a) each processor is equipped to perform resource ownership resolution in relation to submitted resource requests for resources owned by that processor, the resource resolution protocol being the same for each processor; (b) a mapping and communicating unit (5) is coupled to each processor in the same logical, if not physical, relationship; such coupling including provision (bus 9) for requesting ownership of an identified system resource; (c) the mapping and communicating unit includes mapping means (37) to maintain a system resource ownership map of system resources and communicating means (11 to 35), responsive to a processor request for a system resource ownership, to transmit such request to all processors indicated as owners of that resource in the map; (d) each processor is arranged to provide a private ownership resolution message in response to a received such request; (e) a message assembler 36 being provided to assemble a composite resolution message for the requesting processor from all the resolution messages from the receiving processors, the ownership of that resource and the map being adjusted, if appropriate, in response to the composite resolution message.
Claim 2
Dependent Claim
222 words
Data processing apparatus including a plurality of peer processors (1, 2, 3, 4) coupled into a common data processing system and in competition, from time to time in operation, for ownership of system resources, the apparatus being characterized in that: (a) each processor is equipped to perform resource ownership resolution in relation to submitted resource requests for resources owned by that processor, the resource resolution protocol being the same for each processor; (b) a mapping and communicating unit (5) is coupled to each processor in the same logical, if not physical, relationship; such coupling including provision (bus 9) for requesting ownership of an identified system resource; (c) the mapping and communicating unit includes mapping means (37) to maintain a system resource ownership map of system resources and communicating means (11 to 35), responsive to a processor request for a system resource ownership, to transmit such request to all processors indicated as owners of that resource in the map; (d) each processor is arranged to provide a private ownership resolution message in response to a received such request; (e) a message assembler 36 being provided to assemble a composite resolution message for the requesting processor from all the resolution messages from the receiving processors, the ownership of that resource and the map being adjusted, if appropriate, in response to the composite resolution message.
Claim 3
Dependent Claim
48 words
Apparatus as claimed in claim 1 in which the message assembler is common to all the processors and forms part of the mapping and communicating unit, each processor being coupled to the mapping and communicating unit to signal release of ownership of identified system resources as is appropriate.
Claim 4
Dependent Claim
47 words
Apparatus as claimed in claim 1 in which there is a message assembler in each processor and responding processors signal the requesting processor directly, the composite resolution message and release of ownership of identified system resources being signalled to the mapping and communicating unit as becomes appropriate.
Claim 5
Dependent Claim
51 words
Apparatus as claimed in any preceding claim in which each processor includes a private ownership resolution mechanism (IEF) to resolve internal contention for already owned system resources and to transmit requests to the mapping and communicating unit 5 if the resource is not already owned, the communicating means including means (25,
Claim 6
Dependent Claim
15 words
27) to signal directly that there is no mapped ownership of a requested system resource.
Claim 7
Dependent Claim
15 words
27) to signal directly that there is no mapped ownership of a requested system resource.
Claim 8
Dependent Claim
32 words
Apparatus as claimed in any preceding claim in which system resources are identifiable at the mapping and communicating unit by class and are resolvable at an owning processor individually within a class.
References Cited (Backward Citations)
US3400372A
Cited
US3864670A
Cited
US3825902A
Cited
GB1452843A
Cited
US3970993A
Cited
US3934232A
Cited
DE2534141A1
Cited
US4009470A
Cited
US3964054A
Cited
US4096572A
Cited
DE2801563A1
Cited
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.